Front End Design Verification Engineer

Job summary

Responsibilities

Compensation for all engineers at Tenstorrent ranges from $100k - $500k including base and variable compensation targets. Experience, skills, education, background and location all impact the actual offer made.

• Gain deep experience verifying the front end of a high-performance, out-of-order RISC-V CPU.
• Learn how instruction fetch, branch prediction, decode, and dispatch work together to keep a modern CPU pipeline running efficiently.
• Develop expertise in verifying speculative execution and the complex corner cases created by branches, redirects, exceptions, and pipeline flushes.
• Learn how architectural specifications and microarchitectural designs translate into RTL and comprehensive verification environments.
• Work alongside CPU architects and RTL engineers on processors designed for demanding AI, HPC, and high-performance computing workloads.

What they're looking for

• A hands-on verification engineer who enjoys digging into complex processor behavior and finding subtle bugs.
• Comfortable working with CPU front-end concepts such as instruction fetch, branch prediction, instruction decode, queues, and dispatch.
• A strong problem solver who can move between specifications, RTL, simulations, and waveforms to identify root causes.
• Collaborative and proactive, with the ability to work closely with architects, RTL designers, and other DV engineers.
• Curious about high-performance CPUs and excited to learn how microarchitectural decisions impact real-world processor performance.

Tech stack

• C++
• Python